

REMARKS

Applicant notes with appreciation the indication by the Examiner of allowable subject matter recited in Claims 2, 3, 4, and 9-23. Claims 1-23, of which Claims 1, 6, 9, and 18 are independent are now pending in the application.

Rejection under 35 U.S.C. § 102

The Office Action rejects Claims 1 and 5-8 as being anticipated by U. S. Patent No. 5,218,246 of Lee, et al. (hereinafter "Lee"). Applicant respectfully traverses this rejection on the basis of the following arguments, and further contends that Lee fails to disclose all elements of these claims, as described below, and hence, does not anticipate the claimed invention.

For purposes of clarity in the discussion below, the respective claim rejections under 35 U.S.C. § 102 are discussed separately.

A. Rejection of Claims 1 and 5 under 35 U.S.C. § 102(b):

The Office Action rejects Claims 1 and 5 as being anticipated by Lee. Applicant respectfully traverses this rejection on the basis of the following arguments and further contends that Lee fails to disclose all elements of these claims, as described below and hence, does not anticipate the claimed invention.

Lee discloses an analog XOR amplifier coupled to the bit lines of a static RAM. The analog XOR amplifier performs a comparison of the analog values read from the static RAM and the results of the comparison are combined in an analog NOR circuit. The result thereof is finally amplified and converted into a CMOS signal by a sense amplifier.

Applicant's invention recited in Claims 1 and 5 are directed to logic circuits to perform an XOR logic function without the logic circuit entering an unstable state. Each logic circuit includes an input circuit and an output circuit. The input circuit converts a number of static input signals to a number complimentary dual rail domino output signals having one or more valid states. The output circuit performs a number of the XOR logic functions on the complimentary dual rail domino output signals without the logic circuit entering an unstable state. Consequently, the logic circuits of Claims 1 and 5 are well

suited for use to generate a “finish” signal, which, in turn, can be used to start evaluation of the next stage in a data pipeline without the need for additional circuitry to gate or delay the finish signal to prevent a false start.

The inventions recited in Claims 1 and 5 distinguish patentability over the Lee patent. The Lee patent does not disclose a *digital* XOR logic circuit to perform an XOR logic function. It is well recognized that the XOR function is an important conceptual building block in digital logic systems. Therefore the logic circuits recited in Claims 1 and 5 are digital logic circuits to perform an XOR logic function without the logic circuit entering an unstable state. Furthermore, the Lee patent fails to disclose that the logic circuit includes an input circuit to convert a plurality of static input signals to a plurality of complimentary dual rail *domino* output signals having one or more valid states. That is, Lee reads data from a RAM in an analog format (i.e., millivolts) and manipulates the data in the analog format to avoid the use of *digital* comparators operated by turning MOS devices on and off at a very high speed. *See*, column 2, lines 29-37 of Lee.

In contrast, Claims 1 and 5 each recite a logic circuit to perform a XOR logic function without the logic circuit entering an unstable state. Each of the claimed logic circuits includes an input circuit to convert a plurality of static input signals to a plurality of complimentary dual rail *domino* output signals having one or more valid states. That is, the input circuit recited in Claims 1 and 5 converts a static *digital* signal to a complimentary dual rail domino output signal. A complimentary dual rail domino output signal is a *digital* signal having a *digital* format that is well suited for use with a family of domino logic devices.

The object of the circuits disclosed by Lee is to avoid performing a logic function on *digital* signals because of the switching noise associated with switching the devices on and off at a very high rate of speed and in addition to avoid the power bouncing problems associated with such switching speed. As such, Lee performs a logic function on a differential signal from a static RAM that is represented by two analog signals having several hundred millivolts difference between them, received from the bit lines of the static RAM. *See*, column 4, line 65 to column 5, line 1 of Lee. Accordingly, the static RAM of Lee does not convert a plurality of static input signals to a plurality of complementary dual-rail domino output signals having one or more valid states.

The Lee patent does not anticipate Claims 1 and 5, as such, Applicant requests the Examiner to reconsider and withdraw the rejection of Claims 1 and 5 under 35 U.S.C § 102(b).

B. Rejection of Claims 6-8 under 35 U.S.C. § 102(b):

The Office Action rejects Claims 6-8 as being anticipated by Lee. Applicant respectfully traverses this rejection on the basis of the following arguments, and further contends that Lee fails to disclose all elements of these claims, as described below and hence, does not anticipate the claimed invention.

The inventions recited in Claims 6-8 distinguish patentability over the Lee patent. The Lee patent is concerned with an analog XOR amplifier for comparing analog signals read from a static RAM having several hundred millivolts difference between them. Lee does not disclose a method for performing a near simultaneous comparison of multiple bits using a logical XOR function in a manner that avoids the XOR function hazard of the logical XOR function as recited by Claims 6-8. Furthermore, the Lee patent fails to disclose that the method includes a step of generating a plurality of dual rail *domino* output signals from a plurality of input signals in a manner that avoids an unstable state in a logical XOR circuit to avoid the XOR function hazard in the logical XOR circuit.


In contrast, Claims 6-8 each recite a method for performing a near simultaneous comparison of multiple bits using a logical XOR function in a manner that avoids an XOR function hazard of the logical XOR function. The method of Claims 6-8 avoid what is known in the art as a “function hazard” in part by generating a number of dual rail *domino* signals from a number of input signals in a manner that avoids an unstable state in a logical XOR circuit to avoid the XOR function hazard in the logical XOR circuit. Nowhere does Lee disclose such a feature. Lee is merely concerned with avoiding using signals in a digital format and as such performs a comparison of bit line values read from a static RAM using differential signals in an analog format. Nowhere does Lee disclose generating a plurality of dual rail *domino* signal pairs.

Accordingly, Claims 6-8 are not anticipated by the Lee patent. Applicant requests the Examiner to reconsider and withdraw the rejection of Claims 6-8 under 35 U.S.C. § 102(b).

CONCLUSION

For the foregoing reasons, Applicants contend that Claims 1-23 are patentable and in condition for allowance. If there are any remaining issues, an opportunity for an interview is requested prior to the issuance of another Office Action. If the above arguments are not deemed to place this case in condition for allowance, the Examiner is urged to call Applicants' representative at the telephone number listed below.

Respectfully submitted,
LAHIVE & COCKFIELD, LLP



David R. Burns
Reg. No. 46,590
Attorney for Applicants

28 State Street
Boston, MA 02109
(617) 227-7400
(617) 742-4214
Date: September 25, 2003